



0300 0438 #3

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Martin Clive Wilson  
Serial No.: 09/954,691  
Filed: September 12, 2001  
Title: "SEMICONDUCTOR DEVICE"  
Docket No.: 33908

LETTER

Asst. Commissioner of Patents  
Washington, D.C. 20231


Sir/Madam:

Enclosed is a certified copy of British Patent Application No. 0022329.7; the  
priority of which has been claimed in the above-identified application.

Respectfully submitted,

PEARNE & GORDON LLP

By:

  
Jeffrey J. Sopko, Reg. No. 27676

526 Superior Avenue, East  
Suite 1200  
Cleveland, Ohio 44114-1484  
(216) 579-1700

Date: 10/4/01

I hereby certify that this correspondence is being deposited with  
the United States Postal Service as first class mail in an envelope  
addressed to: Assistant Commissioner for Patents, Washington  
D.C. 20231 on the date indicated below.


Jeffrey J. Sopko

Name of Attorney for Applicant(s)

Date

10/4/01

Signature of Attorney





INVESTOR IN PEOPLE

The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.


Signed

Dated

30 AUG 2001

# The Patent Office

13SEP00 ES676B0-1 D01038  
P01/7700 0.00-0022329.7



## Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

12 SEP 2000

1. Your reference P501179GB/45298/OMP

2. Patent application number  
(The Patent Office will fill in this part)

0022329.7

3. Full name, address and postcode of the or of each applicant (underline all surnames)

Mitel Semiconductor Limited  
Cheney Manor  
Swindon  
Wiltshire  
SN2 2QW  
United Kingdom

Patents ADP number (if you know it)

7387442001

If the applicant is a corporate body, give the country/state of its incorporation

United Kingdom

4. Title of the invention

Semiconductor device

5. Name of your agent (if you have one)

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

WITHERS & ROGERS  
Goldings House  
2 Hays Lane  
London  
SE1 2HW

Patents ADP number (if you know it)

1776001 ✓

6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or each of these earlier applications and (if you know it) the or each application number

Country

Priority application number  
(if you know it)

Date of filing  
(day / month / year)

7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application

Date of filing  
(day / month / year)

8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (answer 'Yes' if:

- a) any applicant named in part 3 is not an inventor, or
  - b) there is an inventor who is not named as an applicant, or
  - c) any named applicant is a corporate body.
- See note (d))

YES



Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form

Description 5

Claim(s) 2

Abstract 1

Drawing (s) 14

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent (Patents Form 7/77) 1

Request for preliminary examination and search (Patents Form 9/77) 1

Request for substantive examination (Patents Form 10/77)

Any other documents (please specify)

11. I/We request the grant of a patent on the basis of this application.

Withers & Rogers

Signature Withers & Rogers

Date 12 September 2000

12. Name and daytime telephone number of person to contact in the United Kingdom David M Pratt 020 7663 3500

# Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least six weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

# Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500 505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.

# **Semiconductor device**

This invention relates to a semiconductor device, and in particular to a semiconductor device having a silicon-on-insulator (SOI) structure.

5

A SOI structure typically is constituted by a first and second silicon layers separated by a silicon oxide layer. In a first form of SOI structure, a single crystal silicon film is formed on a silicon substrate on whose surface is deposited an insulating film of silicon oxide. In a second form of structure, a silicon oxide film is formed at a small depth from the surface of a single crystal silicon substrate. In a third form of SOI structure, a single crystal silicon plate is thermocompression bonded to a substrate which has a silicon oxide film on its surface.

The main advantage of SOI technology is that it has a reduced power consumption when compared with known technologies. One trend in VLSI microelectronics over the last few years has been the incorporation of integrated circuits with ever greater complexity and ever greater power consumption. Increased power consumption can impose serious limitations on the use of integrated circuits, for example, portable applications. Even though the trend in recent years has been to use low power complementary metal oxide silicon (CMOS) technology on bulk silicon combined with power management techniques, power consumption remains an issue. SOI technology offers a further reduction in power consumption, and for this reason is an attractive technology for future mainstream VLSI products. In RF applications, particularly mobile communications, bipolar technology is prevalent because of its ability to operate at high frequencies. In these applications, power consumption can be relatively high. Again, SOI technology offers a reduction in power consumption and for this reason is an attractive technology for future mobile communication products. SOI technology offers improvements in junction area, leakage, isolation and capacitance, and leads to reduced power consumption when compared to bulk devices.

30

Unfortunately, SOI technology is not without drawbacks. Thus, the presence of a buried oxide reduces thermal conductivity to the substrate. Consequently, heat dissipation is reduced, and this can limit the operating performance of the device concerned, particularly in applications where current handling is important.

5

Where SOI technology is used in VLSI products, each of the semiconducting devices forming such a product requires isolation. A common form of isolation, in both bulk and SOI technology, is that of trench isolation. In SOI technology, the combination of trench isolation and the buried oxide results in electrically isolated "tubs" in which the active devices are formed. For good electrical isolation, the trench depth must equal the upper layer thickness, i.e. the trench must reach the buried oxide. Failure to do so would result in a leakage path between tubs. A typical layer thickness above the buried oxide is 2-3  $\mu\text{m}$ , and the trench needed is regarded as "shallow".

Figure 1 shows a typical form of isolation for SOI technology. Figure 1 shows a part of a VLSI SOI device, the device being constituted by a silicon substrate 1, a silicon oxide (buried oxide) layer 2 and a surface layer of silicon 3. A plurality of trenches 4 (only two of which are shown) are formed in the device, each trench being constituted by a dielectric liner 4a and a polysilicon in-fill 4b. Each pair of adjacent trenches 4 defines a tub 3a in the surface layer 3 of silicon. A semiconductor device (not shown) can then be formed in each of the tubs 3a.

The trenches 4 provide good electrical isolation for each of the tubs 3a. Unfortunately, the good electrical isolation of the tubs 3a is accompanied by good thermal isolation; and, as mentioned above, this leads to a reduction in heat dissipation, and possibly a limiting of the operating performance of the devices concerned. This problem is particularly important in bipolar and bipolar CMOS technologies, but the problem can also arise with high density CMOS devices.

In an attempt to reduce thermal isolation, the inclusion of thermally-conducting pillars directly to contact the substrate is expected to improve heat dissipation. Similarly, extending trenches just into the substrate layer, and to remove the base portions of the

dielectric liners so that the trench in-fill material contacts the substrate layer, is expected to improve heat dissipation. However, there are several disadvantages with both these approaches. In the first case, there is the need to introduce extra processing to produce the pillar, and to incorporate the pillar in such a way so that it does not electrically connect the device with the substrate. In the second case, there is the need to introduce extra processing to remove only specific parts of the dielectric liner material without damaging the remaining liner. Both necessitate increased processing time, more complex processing and higher costs.

10 The present invention provides a semiconductor device comprising a substrate having an insulating layer formed on a surface thereof, a semiconductor material layer located on a surface of the insulating layer, a trench that extends from a surface of the semiconductor material layer through the insulating layer and into the substrate, an insulating liner located on the side walls and the base of the trench, and an in-fill of thermally-conductive material within the insulating liner, wherein the insulating liner, the in-fill material and the distance over which the trench extends into the substrate are such as to promote flow of heat from the semiconductor material layer to the substrate.

20 In a preferred embodiment, there are two trenches, each of which has the features defined above, and wherein an active device is formed in the semiconductor material layer between the two trenches. More preferably, there are a plurality of trenches, each of which has the features defined above, and wherein a respective active device is formed in the semiconductor material layer between each pair of adjacent trenches.

25 Preferably, the semiconductor material layer is a silicon layer, more preferably a silicon layer of single crystal formation.

Advantageously, the substrate is a silicon substrate, and the insulating layer is a silicon oxide layer.

30

Preferably, the or each liner is constituted by an outer layer of silicon oxide and an inner layer of silicon nitride, and the or each outer silicon oxide layer has a thickness of

substantially 1,000 Å, and the or each inner silicon nitride layer has a thickness of substantially 300 Å.

Conveniently, the in-fill material is polysilicon, and the width of the or each trench is substantially 0.8 μm.

Preferably, the thickness of the or each liner is at least an order of magnitude less than the thickness of the insulating layer.

The invention will now be described in greater detail, by way of example, with reference to Figure 2 of the drawings which shows part of a VLSI SOI device constructed in accordance with the invention.

Figure 2 shows part of a VLSI SOI device, the device being constituted by a silicon substrate 11, a silicon oxide (buried oxide) layer 12 and a surface layer 13 constituted by a single crystal formation of silicon. A plurality of trenches 14 (only two of which are shown) are formed in the device, each trench being constituted by a dielectric liner 14a and a polysilicon in-fill 14b. Each pair of adjacent trenches 14 defines a tub 13a in the surface layer 13 of silicon. A semiconductor device (not shown) can then be formed in each of the tubs 13a.

Each of the trenches 14 is formed by dry etching a respective trench in the device from the upper surface of the layer 13. A liner 14a is then formed in each of the trenches, each liner being constituted by a 1,000 Å silicon oxide layer thermally grown within that groove, and then by a 300 Å silicon nitride layer deposited within the oxide layer. Polysilicon is then deposited within each of the liners 14a to complete the trenches 14. Each of the trenches 14 has a width of 0.8 μm, so that each polysilicon in-fill has a width of 0.54 μm.

By comparing the devices shown in Figures 1 and 2, it will be apparent that the trenches 14a are considerably deeper than the trenches 4. Thus, the trenches 14 have a depth of  $7 \pm 0.5 \mu\text{m}$ , the surface layer 13 (in common with the surface layer 3 of the device of



Figure 1) being  $2.5\text{ }\mu\text{m}$ , and the buried oxide layer 12 (in common with the buried oxide layer 2 of Figure 1) being  $1\pm 0.1\text{ }\mu\text{m}$  in thickness. Consequently, the trenches 14 extend into the substrate 11 by distance of  $3.0\text{ }\mu\text{m}$ . This order of trench penetration into the substrate 11 is necessary to ensure sufficient heat is transported across the dielectric liners 14a.

Heat conduction to the substrate 11 is dependent upon the depth and surface area of each of the trenches 14 in the substrate region. The material of the in-fills 14b, and the thickness of the liners 14a are also factors in the rate of heat conduction to the substrate.

10 As the in-fill material is significant to heat dissipation, polysilicon is preferable to oxide for this material, though other (and preferably better conductive materials) may also be used. As heat must be transported across the dielectric liners 14a, the thickness of these liners must be at least an order of magnitude less than that of the buried oxide layer 12.

15 The semiconductor device could be modified in a number of ways. For example the substrate 11 could be of a material other than silicon, for example sapphire, the buried oxide layer 12 could be a layer of another material of good insulating properties, for example silicon nitride, and the single crystal surface layer 13 could be a silicon alloy containing up to about 10% of, say, germanium.

20 As mentioned above, the depth and surface area of each of the trenches 14 in the substrate region 11 is important, and these parameters are given above for the particular device shown. It will be apparent, however, that these parameters will vary for different devices, but it will be appreciated that owing to the good thermal isolation

25 provided by the liners 14a, the trenches 14 must always extend a considerable distance into the substrate layer 11, even when the thickness of the liners is of the order described above.

**Claims**

1. A semiconductor device comprising a substrate having an insulating layer formed on a surface thereof, a semiconductor material layer located on a surface of the insulating layer, a trench that extends from a surface of the semiconductor material layer through the insulating layer and into the substrate, an insulating liner located on the side walls and the base of the trench, and an in-fill of thermally-conductive material within the insulating liner, wherein the insulating liner, the in-fill material and the distance over which the trench extends into the substrate are such as to promote flow of heat from the semiconductor material layer to the substrate.
2. A semiconductor device as claimed in claim 1, wherein there are two trenches, each of which has the features defined in claim 1, and wherein an active device is formed in the semiconductor material layer between the two trenches.
3. A semiconductor device as claimed in claim 1 or claim 2, wherein there are a plurality of trenches, each of which has the features defined in claim 1, and wherein a respective active device is formed in the semiconductor material layer between each pair of adjacent trenches.
4. A semiconductor device as claimed in any one of claims 1 to 3, wherein the semiconductor material layer is a silicon layer.
5. A semiconductor device as claimed in claim 4, wherein the silicon layer is of single crystal formation.
6. A semiconductor device as claimed in any one of claims 1 to 5, wherein the substrate is a silicon substrate.
7. A semiconductor device as claimed in any one of claims 1 to 6, wherein the insulating layer is a silicon oxide layer.

8. A semiconductor device as claimed in any one of claims 1 to 7, wherein the or each liner is constituted by an outer layer of silicon oxide and an inner layer of silicon nitride.

5

9. A semiconductor device as claimed in claim 8, wherein the or each outer silicon oxide layer has a thickness of substantially 1,000 Å, and the or each inner silicon nitride layer has a thickness of substantially 300 Å.

10. A semiconductor device as claimed in any one of claims 1 to 9, wherein the in-fill material is polysilicon.

11. A semiconductor device as claimed in claim 10, wherein the width of the or each trench is substantially 0.8 μm.

15

12. A semiconductor device as claimed in any one of claims 1 to 11, wherein the thickness of the or each liner is at least an order of magnitude less than the thickness of the insulating layer.

20

**Semiconductor device****Abstract**

A semiconductor device comprises a substrate (11) having an insulating layer (12) formed on a surface thereof, and a silicon layer (13) located on a surface of the insulating layer. A trench (14) extends from a surface of the silicon layer (13) through the insulating layer (12) and into the substrate (11). An insulating liner (14a) is located on the side walls and the base of the trench (14), and an in-fill (14b) of thermally-conductive material is formed within the insulating liner. The insulating liner (14a), the in-fill material (14b) and the distance over which the trench 14) extends into the substrate (11) are such as to promote flow of heat from the silicon layer (13) to the substrate.




Fig. 1




Fig. 2